

**APPLICATION
FOR
UNITED STATES LETTERS PATENT**

APPLICANT NAME: MARK V. PIERSON, ET AL.
TITLE: FLOATING INTERPOSER
DOCKET NO. EN9-99-102

INTERNATIONAL BUSINESS MACHINES CORPORATION

CERTIFICATE OF MAILING UNDER 37 CFR 1.10	
I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C., 20231 as "Express Mail Post Office to Addressee" Mailing Label No. <u>EJ563657300US</u>	
on <u>5/24/00</u>	
Denise M. Jurik	
Name of person mailing paper	
<u>Denise M Jurik</u> Signature	<u>5/24/00</u> Date

FLOATING INTERPOSER

Background of the Invention

1. Field of the Invention

The present invention relates to an electrical interconnection
5 arrangement for making connection between electronic devices and, more particularly, to making electrical connection between chip die and the next level of carrier.

2. Background and Related Art

One of the problems encountered with some semiconductor chip die
10 connections to the next level of packaging is the high stress on the interconnections caused by coefficient of thermal expansion (CTE) mismatch. The CTE thermal mismatch is particularly large where the chip die is connected to laminate chip carriers made of material similar to an epoxy circuit board material. As circuit densities in chip dies increase, so does the heat
15 generated by these dies thereby compounding the problem with larger temperature variations in its thermal cycle. In addition, certain applications, such as flip chip applications, have required encapsulation to ensure a reliable flip chip interconnection in the solder joints. Such encapsulation typically employs a high strength epoxy which acts to bond the chip die to the laminate

chip carrier. This bonding of chip die to chip carrier reduces solder joint stress during thermal cycling but causes the chip die itself to be put under cyclical high internal stress eventually leading to chip cracking, delamination and device breakdown.

5 The above described high internal stresses on the chip die are generally attributed to the fact that the bonding of chip die to laminate chip carrier acts to cause this composite of materials to act like a “bimetallic” element wherein the composite bends upon heating due to the different CTE of the materials. As a result of the large thermal mismatch between the die and laminate chip carrier, 10 the cyclical bending over time causes device failure. In this regard, the CTE for a typical chip die may be in the order of 3 micro inches per inch per degree Centigrade while a typical laminate chip carrier is around six times that amount. Thus, although the use of encapsulation is to prevent the C-4 connections from detaching from fatigue and fracturing over thermal cycling, 15 the bonding action of the encapsulation in itself acts to cause the chips to fracture and separate from the chip carrier.

 In general, others have attempted to address the problems caused by CTE mismatch of materials in IC packaging by providing various interposing structures that attempt to reduce the mismatch of CTE. For example, multiple 20 layers of materials with varying CTEs may be employed to form an interposing layer between one level of packaging and the next, with the layers having a gradation of CTEs such that the layer contacting one level of packaging is selected to have a CTE which more closely matches the CTE of that level while the layer contacting the next level of packaging has a CTE more closely 25 matching that level while layers between may gradually reduce the difference.

In addition, efforts have also been made to use interposing layers which are flexible in nature such as to reduce the stress on electrical interconnections during thermal cycling created by thermal mismatch. However, these various efforts typically rely on single or multiple layers of material which are either
 5 costly to fabricate or difficult to assemble, and are not totally effective in their purpose. More often, these layers are between ceramic chip carriers and circuit board or card.

Summary of the Invention

In accordance with the teachings of the present invention, internal
 10 stresses in chip dies and their electrical interconnection caused by encapsulation and bonding of chip dies to laminate chip carriers are overcome through the use of a floating interposer having an array of connectors extending therethrough and positioned between chip die contacts and circuit card contacts. The floating interposer acts as chip carrier and provides stress relief
 15 to the electrical interconnections between chip die and circuit card by moving on its opposing surfaces relative to the CTE rate of the material with which it is in contact.

The floating interposer of the present invention comprises a flexible and compliant layer of low modulus material having an array of vias plated with
 20 copper which vias terminate in copper pads at each end on opposing surfaces of the flexible layer. In addition, the flexible layer may have an array of relatively large holes arranged between the array of vias to produce a “swiss-cheese-like” structure to give more resilience.

In one fabrication process, when the plated vias of the interposer are aligned with C-4 solder balls on a flip chip die, upon heating the vias become filled with solder while becoming electrically connected to the chip die. The other ends of the vias are attached to the circuit card by a low melt solder.

5 Alternatively, the flexible interposer may be copper plated directly against the BLM pads on the chip die.

Accordingly, it is an object of the present invention to provide an improved integrated circuit device package and method of making same.

10 It is another object of the present invention to provide improved electronic device interconnection and method of making same.

It is a further object of the present invention to provide improved electronic interconnection between chip die device and chip carrier.

15 It is yet a further object of the present invention to provide an improved electronic interconnection between chip die and chip carrier such as to reduce internal stress in both the chip die and the electrical interconnections between chip die and chip carrier.

20 It is still yet a further object of the present invention to provide a flexible interposer arrangement between chip die and chip carrier which allows the chip die to be connected to the chip carrier without encapsulation of the interconnection points.

It is another object of the present invention to provide a method and apparatus for making electrical interconnection between chip die directly to circuit card.

25 It is yet another object of the present invention to provide a compact, reworkable die solution.

These foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying
5 drawings, wherein like reference members represent like parts of the invention.

Brief Description of the Drawing

Figure 1 shows a partial cross-section of one embodiment of the floating interposer structure of the present invention.

10 Figure 2 shows a partial top view of a further refinement of the floating interposer of the present invention.

Figure 3 shows a partial cross-section of another embodiment of the floating interposer structure of the present invention.

Figure 4 shows a partial cross-section of yet a further embodiment of the floating interposer structure of the present invention.

15 Figure 5 shows a partial cross-sectional view of one method and structure for connecting the floating interposer of the present invention to a chip die.

Figure 6 shows a partial cross-sectional view of another method and structure for connecting the floating interposer of the present invention to a
20 chip die.

Figure 7 shows a partial cross-sectional view of a further method and structure for connecting the floating interposer of the present invention to a chip die.

Figure 8 shows a partial cross-sectional view of a method and structure for further connecting the interposer arrangement of Figure 5 to a circuit card.

Figure 9 shows a partial cross-sectional view of a method and structure for further connecting the interposer arrangement of Figure 6 to a circuit card.

5 Figure 10 shows a partial cross-sectional view of a method and structure for further connecting the interposer arrangement of Figure 7 to a circuit card.

Detailed Description

Sub A17
10 With reference to Figure 1, there is shown an interposer arrangement, in partial cross-section, fabricated in accordance with the present invention. Interposer 1 is fabricated from a flexible dielectric layer 3 of low modulus material such as, for example, Rogers 2800 material, Dow 1-4173 material or GE 3281 material. Layer 3 may have an elastic modulus in the range of about 50,000 psi to about 400,000 psi. The thickness of flexible dielectric layer 3
15 may range between 10 to 15 mils. This may be obtained by laminating several layers of Rogers 2800 material, for example, with heat and pressure to form this thickness. An array of vias 5 are formed in the layer, each approximately 2 mils in diameter. These vias may be fabricated by laser ablation, for example. The array of vias are patterned to match the pattern of connection
20 points on the flip chip die and corresponding connection points on the circuit card chip carrier to which it will be interposed and connected. The vias are then copper plated to form copper walls 6. This may be achieved by first plating all of layer 3 with electroless copper. A plating resist is then applied to the vias and both sides of the layer. A mask is aligned to retain resist in the
25 vias and at sites surrounding the end of the vias so as to form top pads 7 and

bottom pad 9 at the respective ends of the copper walls. Each pad may be approximately 4 mils in diameter. The resist is then exposed and developed and exposed copper on both sides removed after which the resist is stripped off. Further plating may then be carried out. For some applications, the copper plated vias could then be filled with a conductive adhesive composition, if necessary, but the arrangements shown in Figures 5 and 7 use a different approach.

It should be understood that although in the various embodiments described herein, reference is made to use of copper to form the walls and pads, it is clear that other metals, such as gold or nickel, may also be used in place of copper for plating the various vias and pads. The process for applying these metals is the same as that used for applying copper.

To further reduce stiffness in flexible dielectric layer 1 of Figure 1 and make it more soft and spongy, additional holes 11 may be formed through the layer between the vias to form a "swiss-cheese-like" structure, as shown in Figure 2. These holes may be 3 to 4 mils in diameter and may also be formed by laser ablation. As shown in Figure 2, holes 11 are patterned in an array that compliments the array of vias 5, each hole being approximately equidistant the vias which surround it.

Figure 3 shows a further interposer arrangement in accordance with the present invention. As can be seen, the difference between Figures 1 and 3 is that Figure 3 shows angled or sloped vias 13 with copper plated walls 15 in flexible dielectric layer 3. These vias may also be made by laser ablation and plated as described with respect to Figure 1. The advantage of the sloped plated vias is that this configuration provides additional freedom to flex both

vertically and horizontally. Additional holes, as shown at 11 in Figure 2, may also be fabricated between the vias in the flexible dielectric layer 3 of Figure 3 at the same slope as these vias.

Figure 4 shows yet a further interposer arrangement, in partial cross-section, in accordance with the present invention. As shown in Figure 4, copper plated vias 17 are formed in a V-shape configuration in flexible dielectric layer 3. Again, the configuration allows for additional freedom to flex in both the vertical and horizontal directions but has the additional advantage of positioning pads 19 and 21 in vertical alignment with one another. As was described with respect to Figures 1 and 3, additional V-shaped holes 11 may be formed between the vias, as taught in Figure 2.

Figure 5 shows interposer 1 attached to chip die 23 by solder connections 25. The attachment of interposer 1, as shown in Figure 1, to chip die 23 is achieved by positioning interposer pads 7 against conventional corresponding high melt (250 - 360°C) C-4 solder bumps, previously attached to BLM pads 27 on chip die 23 in conventional manner. Upon heating, the high melt C-4 solder bumps collapse and solder is drawn through the respective copper plated vias 5 to copper pads 9 on the bottom surface of the interposer to form solder connectors. A solder stop layer may be temporarily positioned on the bottom surface of the interposer to limit the solder flow to the surface of pads 9. Thereafter the layer can be removed to expose pads 9. Alternatively, solder flow may be allowed to flow past the surface of pads 9 and, upon cooling, excess solder is trimmed flush with the surface pads.

Positioning interposer 1 in Figure 5 against the high melt C-4 solder bumps on chip die 23 and heating the solder so that it is drawn through vias 5

acts to simply and effectively provide a means of electrically connecting chip die metallurgy to conductive pads 9 on the bottom surface of interposer 1, and this is achieved without damaging the underlying circuitry on the chip die.

After cooling, conventional low melt (170 - 200°C) solder balls 29 are attached to pads 9.

Sub A27
Figure 6 shows another arrangement for attaching interposer 1 to chip die 23. In this arrangement, flexible dielectric layer 3 described in Figure 1 is first laminated to the bottom of chip die 23 before any vias are formed. This may be done by placing the interposer and chip die in a lamination press and
10 subjecting same, depending on materials, to heat (about 180 - 400°C) and pressure (about 250-2000 psi) for at least 1 hour. Then, the interposer material is laser ablated to form vias through to the underside of chip die 23 to expose BLM pads 27. The assembly is then cleaned to remove any contamination on surfaces inside the holes and on the interposer surface and these surfaces are
15 then subjected to electroless copper plating. It can be seen that here, copper deposits not only on via walls at 15 but also at the bottom of the vias at 16 on BLM pads 27. Unwanted copper is then removed using the process described with respect to Figure 5, leaving copper at the bottom and side walls of the holes and at the interposer surface to form pads 9 around the holes.
20 Thereafter, similar to Figure 5, low melt solder balls 29 are attached to pads 9 on the bottom of interposer 1.

Figure 7 shows a further arrangement for attaching interposer 1 to chip die 23. In this arrangement, a small amount of high melt solder is first deposited upon BLM pads 27 of chip die 23. Then, the interposer with the
25 copper plated vias, as fabricated in accordance with the steps described with

regard to Figure 1, is positioned so that the interposer copper pads 7 align in contact with the solder deposits upon BLM pads 27. Next, the lamination steps described with regard to Figure 6 are employed to laminate the interposer 1 to chip die 23 whereby the high melt solder is drawn into the copper plated
5 vias, similar to that described with respect to Figure 5 whereby a solder connection is made between chip die and interposer in a laminated configuration.

It can be seen that in Figures 6 and 7, interposer 1 is uniformly laminated against the surface of chip die 23. This is a result of the fact that the
10 interposer material is sufficiently soft and resilient that it conforms to the small surface protrusions of the chip die and interposer pads at the chip die-laminate interface. In this regard, typical pad configurations only extend from .0001 to .0003 inches above the surface upon which they are deposited. However, it should be understood that although the surfaces of the chip die and interposer
15 are bonded to one another, the interposer material is sufficiently elastic to provide the overall stress relief required for the chip die and electrical interconnections to maintain their integrity notwithstanding the differences in CTE between chip die 23 and circuit card 33.

Figure 8 shows the manner in which the arrangement of Figure 5 is
20 attached to a circuit card. Low melt eutectic solder balls 29 in Figure 5 are first aligned in contact with chip pads 31 on circuit card 33. Upon heating, the solder balls melt and after cooling become soldered to pads 31. The same process is used in Figures 9 and 10 to attach the interposer/chip die structure of Figures 6 and 7 to circuit card 33.

A significant advantage is achieved in using low melt solder balls to attach the chip die/interposer package to circuit card 33. In this regard, use of the low melt solder allows the chip die/interposer package to easily be removed from circuit card 33 in the event rework is required, and this is done
 5 without destroying the chip die/interposer package.

It should be understood that any of the interposer configurations shown in Figures 1, 3 and 4, with or without the holes shown in Figure 2, may be used in the arrangements of Figures 5 through 10.

It should also be understood that although the arrangement in Figure 5
 10 uses solder to connect to the chip die, it is possible to use plated dendrites on an electrically conductive adhesive bumped chip. Dendrites offer a non-solder solution which may be less susceptible to fatigue.

It will be understood from the foregoing description that various modifications and changes may be made in the preferred embodiment of the
 15 present invention without departing from its true spirit. It is intended that this description is for purposes of illustration only and should not be construed in a limiting sense. The scope of this invention should be limited only by the language of the following claims.

What is claimed is: